View SL1466QP1S_4925939.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

obsolescence notice this product is obsolete. this information is available for your convenience only. for more information on zarlink?s obsolete products and replacement product lists, please visit http://products.zarlink.com/obsolete_products/
features single chip pll system for wideband fm demodulation simple low component count application fully balanced low radiation design high operating input sensitivity 2 stage agc detect for control over internal and external agc stages low distortion video output drive video polarity invert digital afc with window adjust esd protection (normal esd handling procedures should be observed) ordering information sl1466/kg/qp1s fig.1 pin connections - top view the sl1466 is a wideband pll fm demodulator, intended primarily for application in satellite tuners. the device contains all elements necessary, with the exception of external local oscillator tank and loop filter components, to form a complete pll system operating at 403 or 480mhz. an afc system is provided, whose output signals can be used to correct for any frequency drift at the head end local oscillator. applications satellite receiver systems data communications systems fig. 2 block diagram 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 v cc video fb+ video + video video fb if v cc if ipb if gnd agc time constant if agc set rf agc set nc rf agc control gnd digf lo digf hi afc set afc window osc v cc osc + osc osc gnd vco gain set video drive video pol select nc nc sl1466 qp28 if ip agc amp if ip nc nc rf agc control nc agc detect rf agc set agc time const lo tank vco gain set digf hi digf lo afc window afc set video polarity video drive video fb video video + video fb+ s/h afc if ipb 21 22 13 16 15 vcc gnd 28 1 14 17 18 if agc set 19 7 8 10 27 26 25 24 11 12 4 5 2 3 phase detector ref on chip vco select sl1466 wideband pll fm demodulator preliminary information ds 3979 2.2 august 1997
2 sl1466 electrical characteristics t amb = -20 c to +80 c, v cc = +4.75 to +5.25v. these characteristics are guaranteed by either production test or design. they apply within the specified ambient temperature and supply voltage ranges unless otherwise stated. characteristic pin value units conditions min typ max supply current, icc 6,23,28 65 ma rf section operating frequency 21, 22 480 mhz input sensitivity 21, 22 -60 dbm at 27 c input overload 21, 22 0 -7 dbm input impedance 21, 22 75 ? internal agc amp range 50 db vco section vco df/dv (k o ) 10 54 mhz/v vco supply sensitivity 6,7,8,9 1.0 mhz/v at 27 c vco temperature sensitivity 7,8 0.05 mhz/ c 0-55 c, v cc =5v, 750ppmntc, 0.5pf tuning cap. video section phase detector gain (k d ) 0.5 v/rad differential loop filter loop amplifier input 570 ? r1 in note on loop parameters impedance video drive output swing 11 0.9 vp-p into 75 ? , 18mhz frequency deviation 11 1.8 vp-p into 1k ? , 18mhz frequency deviation video drive output 11 100 ? at 27 c impedance video drive luminance non - linearity 11 2 % 75 ? load differential gain 11 2%75 ? load differential phase 11 2 deg 75 ? load tilt 11 1.0 % 75 ? load base line distortion 11 0.5 db 75 ? load intermodulation 11 -46 -40 db 75 ? load, see note 1 signal/noise 11 58 db 75 ? load, see note 2 video polarity select input 12 v ee v negative polarity low video polarity select input 12 v cc v positive polarity high video polarity switch 12 10 av cc =5.25v v in =0v leakage current video polarity switch 12 10 av cc =5.25v v in =5.25v leakage current positive to negative video 11 1 db gain balance afc section afc window minimum 0.44 mhz deadband measured at 90% of widths afc high voltage afc output high voltage 2,3 v cc -0.4 v cc v afc output low voltage 2,3 0 0.4 v
3 sl1466 note: 1. product of input modulation f 1 at 4.43mhz p-p deviation and f 2 at 6mhz, 2mhz p-p deviation, (pal chroma and sound subcarriers). 2. ratio of luminance bar amplitude (100% white), 13.5mhz p-p deviation, to output rms noise in 6mhz bandwidth with no input modulation. 3. the above characteristics were measured in the application circuit shown in fig.10, with an input power of -50dbm and?rfin) =480mhz, unless otherwise stated. characteristic min max units conditions supply voltage -0.3 7 v rf input voltage 2.5 vp-p storage temperature -55 125 c junction temperature 150 c qp 28 package thermal 93 c/w resistant, chip to ambient qp 28 package thermal 34 c/w resistance, chip to case esd protection 2 kv mil std 883b method 30115 cat 1. absolute maximum ratings all voltages are referred to v ee at 0v pin description pin no pin name description (note units are mhz, amps and volts) 1 gnd chip ground 2 digflo flag = high when f (local oscillator) < f (ifin) - f (window)/2 3 digfhi flag = high when f (local oscillator) >f (ifin) + f (window)/2 4 afcset connected to v cc 5 afcwindow control input current sink sets width of afcwindow f =2250 k o x i where i is the afcwindow current f is the window width and k o is the vco gain 6 osc v cc oscillator v cc 7 osc+ external tank 8 osc- external tank 9 osc gnd oscillator ground 10 vco gain set control voltage input to set vco gain. connect to v cc 11 video drive video output (1k ? , 1.8v p-p) 12 video pol select control voltage input to set video polarity. 0 volts = inverted, 5 volt = normal 13 nc 14 nc 15 rf agc control control output current to tuner agc control port. see fig. 4. 16 nc 17 if agc set connect to v cc via 6k8 ohm resistor 18 agc time constant control input current source. pulse at carrier frequency f(ifin) with mark/space proportional to applied device agc gain. use external r-c to set time constant. 47k, 100nf
4 sl1466 pin description pin no pin name description (note units are mhz, amps and volts) 19 rf agc set connect to v cc via 1.8k resistor 20 if gnd if stage ground 21 if ip if input (preferred input for single ended use) 22 if ipb if input 23 if v cc if stage v cc 24 video fb- loop amp negative input. connected to video + via loop network 25 video- loop amp negative output 26 video+ loop amp positive output 27 video fb+ loop amp positive input. connected to video- via loop network 28 v cc chip v cc functional description the sl1466 is a wideband pll fm demodulator, optimised for application in satellite receiver systems and requiring a minimal external component count. it contains all the elements required for the construction of a phase locked loop circuit, with the exception of tuning components for the local oscillator. also included is an afc detector circuit for generation of error signals to correct for any frequency drift in the outdoor unit local oscillator. a block diagram is shown in fig. 2 and a typical application in fig. 6. the internal pin connections are shown in fig. 1. in normal applications the second satellite if of typically 403.2 or 479.5 mhz is fed to the rf preamplifier, which contains a two stage level detect circuit. this generates two agc signals, one of which controls the gain of the internal if amplifier stage and one which can be used for controlling the gain of an external rf preamplifier so maintaining a fixed level to the input of the phase detector for optimum threshold, performance. the typical agc curves are shown in fig. 4. the output of the preamplifier is fed to the mixer section which is of a balanced design for low radiation. in this stage the if signal is mixed with the local oscillator signal, which is generated by an on board oscillator. the oscillator is tuned internally, requiring only an external fixed lc tank and is optimised for high linearity over the normal deviation range. typical frequency versus video drive voltage response for the oscillator is shown in fig. 8. this response was measured with a modulated carrier. the compensated oscillator temperature stability is typically 0.05mhz/ c. the gain of the oscillator is nominally ko = 54mhz/volt. note: because there is a x3 amplifier in the video output section, the overall chip gain (mhz/v) is one third of the vco gain or18mhz/volt. the gain may be set accurately by means of potential divider connected to pin 10. (+4.5v) the output of the mixer is then fed to the loop amplifier around which feedback is applied to determine loop amplifier transfer characteristics. the output of the loop amplifier is referenced so as to eliminate v cc dependence of the vco. the loop amplifier drives a buffer amplifier, which can be connected to a 75 ohm load or a high impedance stage to give greater linearity and approximately 6db higher demodulated signal. the video polarity can be inverted depending on the sense of the video polarity select input; open circuit or a resistor to v cc gives positive video whereas a resistor to v ee gives negative video. r2 c1 video drive rf input vco r1 vco gain = ko rad/sec/vol t video x 3 phase detect or gain = kd vol t/rad fig. 3 design of pll loop parameters
5 sl1466 the sl1466 is normally used as a type 2 second order loop and can be represented by the above diagram. for such a system the following loop parameters apply. t 1 = c1 r1 t 2 = c1 r2 and t 1 = k o k d / n 2 t 2 =2 / n where: k o is the vco gain in radians seconds per volt k d is the phase detector gain in volts per radian n is the natural loop bandwidth is the loop damping factor from these factors the loop 3db bandwidth can be determined from the following expression; which approximates to 3db = 2 n , when >>1 n.b. vco gain within the pll is three times higher than at the video drive pin due to gain in the output stage. note: r1 is the loop amplifier input resistor. r2 and c2 are the generic designators for the loop components r7-r9 and c9, c14 on the circuit diagram. agc facility a sophisticated two stage level detect circuit has been provided which will control both internal if agc and external tuner agc amplifiers in order to maintain a fixed level to the input of the phase detector of around ?0dbm for optimum threshold performance. the internal agc amplifier provides 50db of gain adjust and the external agc control provides for 15db of gain adjust, thus covering 65db of dynamic range at the tuner input. the rf output current rf agc control can be converted to a positive gradient control voltage by an external resistor. afc facility the sl1466 contains a digital frequency error detect circuit, which generates an output consisting of two logic flags, digfhi and digflo, dependant on whether the lo frequency is above or below the input frequency. these flags have an overlap region where both are high; this is equivalent to the deadband window. the function of the afc outputs is shown in fig. 7 and the accompanying table. 2 = 2 (2 2 + 1) + 2 ((2 2 + 1) + 1 3db n n fig. 4 rf agc control current and agc time cinstant voltage vs input power agc time constant (v) -10 400 350 300 250 200 150 100 50 0 -90 -70 -50 -30 rfcont tc pin dbm rfc agc control current ( a) 4v 3v 2v 1v
6 sl1466 fig. 5a sl1466 i.o.ports internal circuitry vcc v ee digfhi digflo afc digflo, digfhi outputs (pins 2, 3) 62 a v ref 4.8k afc key afc key input (pin 4) vref;vcc 2.5v afc window vcc v ee vee vee 2.5ma 2.5ma 3ma osc osc osc 50 50 afc window (pin 5) osc (pin 7, 8) 4.8k ve e vc c vc c 125 125 vco gain adjust 125 v cc/2 vco gain adjust (pin 10) video drive (pin 11) vc c ve e 60 video drive 3.3ma vcc v ee a a a afc set afc set (pin 4) vco gain set vco gain set (pin 10)
7 sl1466 fig. 5b sl1466 i.o ports internal circuitry vcc agc timeconst ant (pin 18) vref;vcc 2.4v agc time const ant if ip (pins 21, 22) ve e 2m if ip 350 350 415 415 v cc if ip rf agc set (pin 19) ref;vcc 2v v rf agc set vcc video polarity (pin 12) 5k video 160k 2.5v ve e ve e polarity rf agc control (pin 15) ve e rf agc control if agc set (pin 17) if agc set v ref , vcc 3.15v ve e rf agc control (pin 15) if agc set (pin 17) agc time constant (pin 18)
8 sl1466 fig. 5c sl1466 i.o ports internal circuitry fig. 6 typical application circuit. note: loop component values may need re-optimising on application and vco gain setting. vc c video+, video (pins 25, 26) ee v 500 a video+ vc c ee v 500 a video if ip (pins 21, 22) ve e 2m if ip 350 350 415 415 v cc if ip 19 15 16 17 18 20 21 22 23 24 25 26 27 28 vcc c13 1pf c14 330pf r9 1k3 r7 1k3 c9 330pf c8 1pf c6 10nf c5 10nf c7b 100pf c7a 100nf r10 50 c12a 100nf c12b 100pf h1 12 sma skt1 rf in 2 r4 4k7 c4 100nf agctimeconst r5 1k8 r3 6k8 r11 10k h5 h4 h3 2 2 2 1 1 1 vcc c11 100nf rfagccont nc if agcset rfagcset if gnd if ip if vcc if ip videofb- video- video+ videofb+ vcc gnd c10a c10b 10uf 100nf vcc h7 1 2 43 s1 sw dip-2 1 12 vcc video out skt2 bnc c2a c2b 100nf 100 f vcc 14 nc nc 13 12 videopol 11 videodrive 10 vcogainset 9 4.5t,3mm,0 56" l1 c1 ntc 0.5p. 750ppm oscgnd c3a c3b 100nf 100pf vcc vcc 12 h8 h9 12 3 r1 100k tayo yudan umk107 uk0r5cz-b 8 osc- osc+ 7 6 oscvcc 5 afcwindow 4 afcset 3 digflhi 2 1 digflo c12a c12b 100pf 100nf ic1 sl1466_iee
9 sl1466 window digflo ifin digfhi f(lo) fig. 7 sl1466 digital afc output frequency error digflo digfhi f(lo) below window 1 0 f(lo) within window 1 1 f(lo) above window 0 1 fig.8 vco performance (s curve characteristics) 4.5 4 540 3.5 3 2.5 2. 1.5 420 430 440 450 460 470 480 490 500 510 520 530 video drive volts up down rf in mhz
10 sl1466 adjust the tank coil by squeezing it slightly until the signal on both pins goes high (i.e. > vcc ?.4 volts). these pins remain high provided the lo frequency is tuned to within the afc window aperture,( 0.22mhz). optimising the loop components the network connected from pin 26 (video+) to pin 24 (videofb? and from pin 25 (video? to pin 27 (video fb+) forms the loop filter. the components shown are based on a natural frequency ? of 2.46mhz ( n =2x x2.46 mrads/s ) and damping factor =2.6, and assuming ko = 54mhz/v. the closed loop gain of the receiver (i.e. the ratio of the output amplitude to the input carrier frequency variation versus frequency) has a low pass filter characteristic. its roll off is determined by the natural frequency whilst its in band flatness is determined by the damping factor. both factors will affect the 3db bandwidth as discussed earlier. a narrow bandwidth will cause loss of high frequency resolution whilst a large bandwidth will degrade the overall signal/noise in the output waveform. thus a selection procedure might be as follows: calculate r7 (r9) and c9 (c14) based on ?n = 2.46mhz, =2.6 and connect as in fig. 5. set the video generator for 1vp? composite video and the test generator for a carrier frequency of 479.5mhz, frequency deviation of 13.5mhz and power level ?0dbm. turn on the pre?mphasis filter. use the 15khz test pattern to give black/white screen. monitor the video analyser or tv set. adjust the de?mphasis filter until the bar amplitude is 1vp? or 0% error. reduce transmitter power level until sparklies or streaking appear. adjust component values for minimum power level when streaking and sparklies occur together. agc settings the signal level at the input to the limiter preceding the phase detector is maintained at an level of around ?0dbm or more by an internal (device) agc and an external (tuner) agc circuit. current pulses at the carrier frequency with mark/space proportional to this input power are sourced out of pin 18 (agc time constant). these are smoothed and turned into a voltage by the external components r4, c4. the time constant r4 c4 should be adjusted so that the expected signal fading rate can be tracked but its value is not critical, 5msec typically. fig. 4 shows a typical external agc control curve. also shown is the agctimeconst voltage which is an indication of the level of internal agc gain being applied, (the control range is the flat part of the curve). application notes tuning procedure the component values shown in the applications circuit fig. 6 are optimised for operation at an if of 479.5mhz. the afc circuit can be used to fine tune the external tank as follows: with the sl1466 connected as in the test set up fig. 11 or its equivalent using 75 ? cables. set the video generator for 1v p-p output. set the satellite test transmitter for a carrier frequency of 479.5mhz, frequency deviation 13.5mhz, power level -30dbm. turn on the pre-emphasis filter. monitor the voltage levels on pin 2 (digflo) and pin 3 (digfhi).
11 sl1466 component side fig. 9 test demo pcb
12 sl1466 fig. 10 test/demo circuit diagram r&s spgf waveform generator pre-emphasis modulator/ upconverter sl1466 de-emphasis r&s uaf video analyser video monitor r&s sfz satellite test transmitter 479.5mhz f = 13.5mhz fig. 11 test set up h2 19 15 16 17 18 20 21 22 23 24 25 26 27 28 vcc c13 1pf c14 330pf r9 1k3 r7 1k3 c9 330pf c8 1pf c6 10nf c5 10nf c7b 100pf c7a 100nf r10 50 c12a 100nf c12b 100pf h1 12 sma skt1 rf in 2 r4 4k7 c4 100nf agctimeconst r5 1k8 r3 6k8 r11 10k h5 h4 h3 2 2 2 1 1 1 vcc c11 100nf rfagccont nc if agcset rfagcset if gnd if ip if vcc if ip videofb- video- video+ videofb+ vcc gnd c10a c10b 10uf 100nf vcc h7 1 2 43 s1 sw dip-2 1 12 vcc video out skt2 bnc c2a c2b 100nf 100 f vcc 14 nc nc 13 12 videopol 11 videodrive 10 vcogainset 9 4.5t,3mm,0 56" l1 c1 ntc 0.5p. 750ppm oscgnd c3a c3b 100nf 100pf vcc vcc 12 h8 h9 12 3 r1 100k tayo yudan umk107 uk0r5cz-b 8 osc- osc+ 7 6 oscvcc 5 afcwindow 4 afcset 3 digflhi 2 1 digflo c12a c12b 100pf 100nf ic1 sl1466_iee
13 sl1466
14 sl1466
15 sl1466
16 sl1466 package details dimensions are shown thus: mm (in). for further package information, please contact your local customer service centre. internet: http://www.gpsemi.com customer service centres france & benelux les ulis cedex tel: (1) 69 18 90 00 fax : (1) 64 46 06 07 germany munich tel: (089) 419508-20 fax : (089) 419508-55 italy milan tel: (02) 6607151 fax: (02) 66040993 japan tokyo tel: (03) 5276-5501 fax: (03) 5276-5510 korea seoul tel: (2) 5668141 fax: (2) 5697933 north america scotts valley, usa tel: (408) 438 2900 fax: (408) 438 5576/6231 south east asia singapore tel:(65) 3827708 fax: (65) 3828872 sweden stockholm tel: 46 8 702 97 70 fax: 46 8 640 47 36 taiwan, roc taipei tel: 886 2 25461260 fax: 886 2 27190260 uk, eire, denmark, finland & norway swindon tel: (01793) 726666 fax : (01793) 518582 these are supported by agents and distributors in major countries world-wide. ?mitel corporation 1998 publication no. ds3979 issue no. 2.2 august 1997 technical documentation ?not for resale. printed in united kingdom headquarters operations mitel semiconductor cheney manor, swindon, wiltshire sn2 2qw, united kingdom. tel: (01793) 518000 fax: (01793) 518411 mitel semiconductor 1500 green hills road, scotts valley, california 95066-4922 united states of america. tel (408) 438 2900 fax: (408) 438 5576/6231 this publication is issued to provide information only which (unless agreed by the company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. no warranty or guarantee express or implied is made regard ing the capability, performance or suitability of any product or service. the company reserves the right to alter without prior notice the specification, design or price of any product or service. information con cerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. it is the user's responsibility to f ully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. these products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. all products and materials are sold and services provided subject to the company's conditions of sale, w hich are available on request. all brand names and product names used in this publication are trademarks, registered trademarks or trade names of their respec tive owners. 28 leads at 0 63 (0 025) nom. spacing 0 127/0 25 (0 004/0 010) pin 1 ref. spot 28-lead subminiature plastic dil - qp28 notes 1. controlling dimensions are inches. 2. this package outline diagram is for guidance only. please contact your mitel semiconductor customer service centre for further information. 0 64/0 76 (0 025/0 030) 1 55/1 73 (0 061/0 068) 0 17/0 30 (0 007/0 012) 1 40/1 55 (0 055/0 061) pin 1 9 80/9 98 (0 386/0 393) 0 33 (0 013) 45 ref. 5 80/6 20 (0 230/0 244) 0 17/0 25 (0 007/0 010) 0 41/0 89 (0 016/0 035) 0-8 3 81/3 99 (0 150/0 157)
www.zarlink.com information relating to products and services furnished herein by zarlink semiconductor inc. or its subsidiaries (collectively ?zarlink?) is believed to be reliable. however, zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from t he application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. neither the supply of such information or purchase of product or service conveys any license, either express or implied, u nder patents or other intellectual property rights owned by zarlink or licensed from third parties by zarlink, whatsoever. purchasers of products are also hereby notified that the use of product in certain ways or in combination with zarlink, or non-zarlink furnished goods or services may infringe patents or other intellect ual property rights owned by zarlink. this publication is issued to provide information only and (unless agreed by zarlink in writing) may not be used, applied or re produced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. the products, t heir specifications, services and other information appearing in this publication are subject to change by zarlink without notice. no warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. it is the user?s responsibility t o fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not b een superseded. manufacturing does not necessarily include testing of all functions or parameters. these products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. all products and materials are sold and services provided subject to zarlink?s conditi ons of sale which are available on request. purchase of zarlink?s i 2 c components conveys a licence under the philips i 2 c patent rights to use these components in and i 2 c system, provided that the system conforms to the i 2 c standard specification as defined by philips. zarlink, zl and the zarlink semiconductor logo are trademarks of zarlink semiconductor inc. copyright zarlink semiconductor inc. all rights reserved. technical documentation - not for resale for more information about all zarlink products visit our web site at

▲Up To Search▲

Price & Availability of SL1466QP1S

	To Download SL1466QP1S Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .